# Interference

	Туре	L#	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	4	(fanins).clm.	US- PGPUB	2006/12/30 10:23
2	BRS	L2	84	(slack same value\$3).clm.	US- PGPUB	2006/12/30 10:35
3	BRS	L4	25	(negative same slack).clm.	US- PGPUB	2006/12/30 10:40
4	BRS	L5	1.	(tim\$5 adj analysis) same (fanins)	US- PGPUB	2006/12/30 10:41
5	BRS	L6	0	(slack adj value\$3) same (fanins)	US- PGPUB	2006/12/30 10:42
6	BRS	L7	0	(slack same value\$3) same (fanins)	US- PGPUB	2006/12/30 10:42

update 15



fanins slack "negative slack"

Search

Advanced Scholar Search Scholar Preferences Scholar Help

# Scholar All articles Recent articles Results 21 - 25 of 25 for fanins slack "negative slack ". (0.02 seconds

**All Results** 

High-level synthesis of power-optimized and area-optimized circuitsfrom hierarchical data-flow ... - group of 2 »

J Liou

K Cheng

G Lakshminarayana, NK Jha, P NEC CCRL - Computer-Aided Design of Integrated Circuits and Systems, ..., 1999 - ieeexplore.ieee.org

R Murgai

... The slack available to a node ... first compute the set of all nodes which feed primary

A Krstic N Shenoy outputs with negative slack. ... The set, Preds, of fanins of is first computed ... Cited by 4 - Related Articles - Web Search - BL Direct

Timed Supersetting and the Synthesis of Large Telescopic Units - group of 6

L Benini, G De Micheli, A Lioy, E Macii, G Odasso, ... - ieeexplore.ieee.org

... The slack, ST g; x, of a gate g is the dierence between its required time and its arrival time, ie, ST g; x = RT g; x , AT g; x . A path in a ...

Related Articles - Web Search

Identification of critical paths in circuits with level-sensitive switches - group of

TM Burks - 1993 - deepblue.lib.umich.edu

... Again, critical arcs are those arcs having the most negative slack, where slack is now defined for the early signals, as in equations (9) and (10) with ... Cached - Web Search

A Leakage-Aware Low Power Technology Mapping Algorithm Considering the Hot-Carrier Effect - group of 2 »

CW Kang, M Pedram - 2005 - atrak.usc.edu

... Then, it finds a slack for each node. Finally, from primary outputs, it assigns

high-V t logic cells to nodes if it does not cause any negative slack. ...

Related Articles - View as HTML - Web Search

SIS-A Logic Synthesis Framework

A Arhipov - tud.ttu.ee

Page 1. Tallinn Technical University Department of Computer Engineering Diploma project SIS - A Logic Synthesis Framework Author: Anton ...

Related Articles - View as HTML - Web Search

■ Gooogle

Result Page: Previous 1 2 3

fanins slack "negative slack "

Search

Google Home - About Google - About Google Scholar

©2006 Google

	Туре	L#	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	297	703/19.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:03
2	BRS	L2	1588	716/6.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:03
3	BRS	L3	0	(sorting same fanis)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:13
4	BRS	L4	0	(sorting near fanis)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:04
5	BRS	L5	0	(slack same reduction same fanis)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:13

	Туре	L#	Hits	Search Text	DBs	Time Stamp
6	BRS	L6	0		US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:05
7	BRS	L7	865	(slack same (value values))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:05
8	BRS	L8	128	(slack same (value values)) and (time\$4	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:07
9	BRS	L9	0	(slack same (value values)) and (time\$4 same delays) and fanis	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:07
10	BRS	L10	5		US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:07

	Туре	L#	Hits	Search Text	DBs	Time Stamp
11	BRS	L11	2	(sorting same fanins)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:13
12	BRS	L12	0	(slack same reduction same fanins)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/30 10:13

Sign in

Google

Images Video News Maps Web more » Advanced Search fanins delays reduction "APLUS Design Techn Search

Web Results 1 - 5 of about 9 for fanins delays reduction "APLUS Design Technologies Inc". (0.26 seconds

Tip: Try removing quotes from your search to get more results.

## rppf Microsoft PowerPoint - 3.Cong

File Format: PDF/Adobe Acrobat - View as HTML

May have significant area and delay reduction ... Cong founded Aplus Design Technologies, Inc. (www.aplus-dt.com), which provides innovative layout-driven ... ballade.cs.ucla.edu/~cong/slides/PLD%20Synthesis%20Algorithms DAC%20LAs% 20Vegas.pdf - Similar pages

#### (PDF) Placement-Driven Technology Mapping for LUT-Based FPGAs

File Format: PDF/Adobe Acrobat - View as HTML

to denote the set of nodes which are fanins of gate v. Given a ... the reduction of the critical path delay of the placement. ...

ballade.cs.ucla.edu/~cong/papers/p501-lin.pdf - Similar pages

# [PDF] Performance-driven technology mapping for heterogeneous FPGAs ...

File Format: PDF/Adobe Acrobat

fective in terms of delay reduction using EMBs for "wide" cir- ... is a founding member of Aplus Design Technologies, Inc., Los Angeles, CA, ...

ieeexplore.ieee.org/iel5/43/19328/00892851.pdf?arnumber=892851 - Similar pages

# [PDF] New Advance in Performance Driven SPFD Rewiring

File Format: PDF/Adobe Acrobat - View as HTML

delay reduction while maintaining functional equivalence. Recently, it has received increased ... pre-union SPFDs to its fanins. In their method, when a pin ... cadlab.cs.ucla.edu/~cong/papers/iwls2002.pdf - Similar pages

#### [PDF] A New Enhanced SPFD Rewiring Algorithm

File Format: PDF/Adobe Acrobat

Instead, [17] distributes the pre-union SPFDs to its fanins. In their ... final average delay

reduction is 5.8% by SPFD-ER and 2.6% by. SPFD-LR. ...

portal.acm.org/ft\_gateway.cfm?id=774671&type=pdf - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 5 already displayed.

If you like, you can repeat the search with the omitted results included.

Get organized for the new year with Google Desktop.
fanins delays reduction "APLUS Des Search
Search within results   Language Tools   Search Tips   Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

"Sungie Xu"

SEARCH

## **Nothing Found**

Your search for "Sungie Xu" did not return any results.

You may want to try an Advanced Search for additional options.

Please review the Quick Tips below or for more information see the Search Tips.

## **Quick Tips**

• Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

 Capitalize <u>proper nouns</u> to search for specific people, places, or products.

John Colter, Netscape Navigator

• Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

Narrow your searches by using a + if a search term <u>must appear</u> on a page.

museum +art

• Exclude pages by using a - if a search term <u>must not appear</u> on a page.

museum -Paris


Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



November 2002 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

**Publisher: ACM Press** 

Additional Information: full citation, abstract, references, citings, index

Full text	available: 📆	pdf(119.90	KB)
-----------	--------------	------------	-----

terms

Net weighting for timing-driven placement has been very popular in industry and academia. It has various advantages such as low complexity, high flexibility and ease of implementation. Existing net weighting algorithms, however, are often ad-hoc. There is generally no known good net weighting algorithms. In this paper, we present a novel net weighting algorithm based on the concept of path-counting, and apply it in timing-driven FPGA placement application. Theoretically this is the ...

4 Logic synthesis and mapping: Placement-driven technology mapping for LUT-based



FPGAs

Joey Y. Lin, Ashok Jagannathan, Jason Cong

February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

Publisher: ACM Press

Full text available: pdf(252.89 KB)

Additional Information: full citation, abstract, references, citings, index terms

In this paper, we study the problem of placement-driven technology mapping for tablelookup based FPGA architectures to optimize circuit performance. Early work on technology mapping for FPGAs such as Chortle-d[14] and Flowmap[3] aim to optimize the depth of the mapped solution without consideration of interconnect delay. Later works such as Flowmap-d[7], Bias-Clus[4] and EdgeMap consider interconnect delays during mapping, but do not take into consideration the effects of their mapping solution ...

**Keywords**: FPGA synthesis, logic re-synthesis, mapping

5 Poster Paper Introductions: Global clustering-based performance-driven circuit





partitioning

Jason Cong, Chang Wu

April 2002 Proceedings of the 2002 international symposium on Physical design

Publisher: ACM Press

Full text available: pdf(174.55 KB)

Additional Information: full citation, abstract, references, citings, index

In this paper, we propose a new global clustering based multi-level partitioning algorithm for performance optimization. Our algorithm computes a delay minimal K-way partition first, then gradually reduces the cutsize while keeping the circuit delay by de-clustering and refinement. Our test results on a set of MCNC sequential examples show that we can reduce the delay by 30%, while increasing the cutsize by 28% on average, when compared with hMetis [5]. Our algorithm consistently outperfo ...

**Keywords**: VLSI CAD, clustering, partitioning, performance optimization, retiming

6 Discovering Coherent Biclusters from Gene Expression Data Using Zero-Suppressed Binary Decision Diagrams

Sungroh Yoon, Christine Nardini, Luca Benini, Giovanni De Micheli October 2005 IEEE/ACM Transactions on Computational Biology and Bioinformatics

(TCBB), Volume 2 Issue 4 Publisher: IEEE Computer Society Press

Full text available: The pdf(2.06 MB) Additional Information: full citation, abstract, index terms

The biclustering method can be a very useful analysis tool when some genes have multiple functions and experimental conditions are diverse in gene expression measurement. This is because the biclustering approach, in contrast to the conventional clustering techniques, focuses on finding a subset of the genes and a subset of the experimental conditions that together exhibit coherent behavior. However, the biclustering problem is inherently intractable, and it is often computationally costly to fi ...

**Keywords**: Clustering, life and medical sciences, bioinformatics (genome or protein) databases, logic design.

7 Session 1A: floorplanning and partitioning: Physical planning with retiming Jason Cong, Sung Kyu Lim

November 2000 Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design

Publisher: IEEE Press

Full text available: pdf(248.92 KB) Additional Information: full citation, abstract, references, citings

In this paper, we propose a unified approach to partitioning, floorplanning, and retiming for effective and efficient performance optimization. The integration enables the partitioner to exploit more realistic geometric delay model provided by the underlying floorplan. Simultaneous consideration of partitioning and retiming under the geometric delay model enables us to hide global interconnect latency effectively by repositioning FF along long wires. Under the proposed geometric embedd ...

8 Performance-driven multi-level clustering with application to hierarchical FPGA

mapping

Jason Cong, Michail Romesis

June 2001 Proceedings of the 38th conference on Design automation

Publisher: ACM Press

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(216.84 KB) terms

In this paper, we study the problem of performance-driven multi-level circuit clustering with application to hierarchical FPGA designs. We first show that the performance-driven multi-level clustering problem is NP-hard (in contrast to the fact that single-level performance-driven clustering can be solved in polynomial time optimally). Then, we present an efficient heuristic for two-level clustering for delay minimization. It can also provide area-delay trade-off by controlling the amount o ...

9 Invited talk: synthesis challenges for next-generation high-performance and high-

density PLDs

Jason Cong, Songjie Xu

January 2000 Proceedings of the 2000 conference on Asia South Pacific design automation

Publisher: ACM Press

Full text available: pdf(2.16 MB) Additional Information: full citation, references, citings

Performance-driven mapping for CPLD architectures

Deming Chen, Jason Cong, Milos D. Ercegovac, Zhijun Huang

February 2001 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays

Publisher: ACM Press

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(265.58 KB)

In this paper we present a performance-driven mapping algorithm, PLAmap, for CPLD

architectures which consist of a large number of PLA-style logic cells. The primary goal of our mapping algorithm is to minimize the depth of the mapped circuit. Meanwhile, we have successfully reduced the area of the mapped circuits by applying several heuristic techniques, including threshold control of PLA fanouts and product terms, slack-time relaxation, and PLA-packing. We compare our PLAmap with a recent ...

Keywords: CPLD, FPGA, PLA-style logic cells, delay optimization, technology mapping

11 Performance driven multi-level and multiway partitioning with retiming

Jason Cong, Sung Kyu Lim, Chang Wu

June 2000 Proceedings of the 37th conference on Design automation

Publisher: ACM Press

Full text available: pdf(239.58 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

In this paper, we study the performance driven multiw ay circuit partitioning problem with consideration of the significant difference of local and global interconnect delay induced by the partitioning. We develop an efficient algorithm HPM (Hierarc hicalP erformance driven Multi-level partitioning) that simultaneously considers cutsize and delay minimization with retiming. HPM builds a multi-lev el cluster hierarc hy and performs various refinement while gradually decomposing the clusters ...

Results 1 - 11 of 11

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player